

Intel 100 MHz Pentium(tm) II processor/440BX AGPset Dual Processor Customer Reference Schematics

Revision 1.0

TITLE	PAGE
COVER SHEET	1
BLOCK DIAGRAM	2
SLOT 1 CONNECTOR	3,4,5,6
CLK SYNTHESIZER	7
82443BX	8,9,10
FET SWITCHES	11,12
DIMM SOCKETS	13,14,15,16
PIIX4E	17,18
IOAPIC	19
ULTRA I/O	20
AGP CONNECTOR	21
PCI CONNECTORS	22,23
ISA CONNECTORS	24
IDE CONNECTORS	25
USB CONNECTORS	26
FLASH BIOS	27
PARALLEL	28
SERIAL/FLOPPY	29
KEYBOARD/MOUSE	30
VRM	31
POWER CONNECTOR	32
PROCESSOR BUS/CORE FREQ.	33
PCI/AGP PULL-UPS & PULL-DOWNS	34
ISA PULL-UPS	35
82443BX/DRAM DECOUPLING	36
BULK DECOUPLING	37
TERMINATION DECOUPLING	38
LM79	39
REVISION HISTORY	40

**** Please note that these schematics are subject to change.**

THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.


Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. Intel does not warrant or represent that such use will not infringe such rights.

I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.


*Third-party brands and names are the property of their respective owners.


Copyright * Intel Corporation 1997, 1998

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION 1900 PRAIRIE CITY RD. FM5-62 FOLSOM, CA 95630		
Title Intel Pentium(tm) II processor/440BX AGPset Dual Processor Cover Sheet		
Size Custom	Document Number Intel(R) 440BX AGPset	Rev 1.0
Date: Thursday, April 09, 1998		Sheet 1 of 40





DEVICE TABLE		
DEVICE TYPE	REFERENCE DESIGNATOR	PAGE #
FUSES	F1,F2,F3,F4	26,30
Slot 1 Connectors	J1A,B J2A,B	3,4,5,6
ITP Connector	J3	
DIMM Sockets	J4,J5,J6,J7	13,14,15,16
AGP Connector	J8	21
PCI Connector	J9,J10,J11,J12	22,23
ISA Connector	J13, J14	35
IDE Connector	J15, J16	25
USB Connector	J17, J18	26
VRM8.2	J25,J26	31
BLM31A700S	L1-L13	26,30
CK100	U1	7
82443BX	U2 - 1,2,3	8,9,10
CKBF	U3	8
FET SWITCHES (74CBT16212)	U4,5,6,7,8,9	11,12
82371EB (PIIX4E)	U10A,B	17,18
74LVC14	3VSB U11A,B,C,D,E,F	18, 32, 33
82093AA (IOAPIC)	U12	19
74LVC125	3VSB U13A,B,C,D	19,35
FDC37C932FR (Ultra I/O)	U14	20
74AS07	U15A,B,C,D,E,F	21,35
74HCT14	U16 A,B,C,D,E,F	27,32,35
E28F002BC-T (FLASH)	U17	27
74ALS08	U20 A,B,C,D	32,35
74ALS05	U21 A,B,C,D,E,F	32,33,35
74HC10	5VSB U22 A,B,C	18,32
74F07	U23A,B,C,D,E,F	32,33
74FCT3244	U24	33
LM79	U25	39
MAX 1617 ME	U28,U29	3,5
74HCT14	5VSB U30	18,35
74HC112	U32	18
74F07	5VSB U36A,B,C,D,E,F	18, 32, 35
LT1575	VR1	31
LT1585	VR2	31
Crystal (14.318 MHz)	Y1	7






INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title FIRST SLOT 1 (PART II)		
Size Custom	Document Number Intel(R) 440BX AGPset	Rev 1.0
Date: Thursday, April 09, 1998	Sheet 4	of 40







INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title		
SECOND SLOT 1 (PART II)		
Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0
Date:	Thursday, April 09, 1998	Sheet 6 of 40


CLOCK SYNTHESIZER








INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title			
82443BX PCI AND AGP INTERFACES			
Size	Document Number	Rev	
Custom	Intel(R) 440BX AGPset	1.0	
Date:	Thursday, April 09, 1998	Sheet	9 of 40



FET-SWITCHES (MEMORY DATA LINES & ECC)






FET ENABLE TRUTH TABLE

FUNCTION	S2	S1	S0 [FENA]	A1	A2
A1 TO B1, A2 TO B2	H	H	L	B1	B2
A1 TO B1, A2 TO B2	H	H	H	B2	B1

A1 = DRAM DATA LINES
A2 = GND
B1 = DIMM 0,1 DATA LINES
B2 = DIMM 2,3 DATA LINES

FET-SWITCHES (DRAM DATA LINES & ECC)



FET ENABLE TRUTH TABLE

FUNCTION	S2	S1	S0 [FENA]	A1	A2
A1 TO B1, A2 TO B2	H	H	L	B1	B2
A1 TO B1, A2 TO B2	H	H	H	B2	B1

A1 = DRAM DATA LINES
A2 = GND
B1 = DIMM 0,1 DATA LINES
B2 = DIMM 2,3 DATA LINES

INTEL CORPORATION

PLATFORM COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA. 95630

Title FET SWITCHES (DP/4 DIMM Design)


Size Document Number
Custom Intel(R) 440BX AGPset

Date: Thursday, April 09, 1998


Sheet 12 of 40

Rev 1.0

DIMM SOCKET 0



DIMM SOCKET 1



****NOTE ON ALL DIMM SOCKETS****
Pin 147 should be pulled to a high state to accommodate registered DIMMs.

****NOTE**** If GCKE is not used then each CKE requires a 22K pullup to VCC3.

SLAVE ADDRESS = 1010001b

****NOTE ON ALL DIMM SDRAMs****
Pin 147 should be pulled up to VCC3 to maintain a high state to accommodate unregistered DIMMs.

****NOTE**** If GCKE is not used, then each CKE requires a pullup to VCC3.

Slave address = 1010010b


****NOTE**** If GCKE is not used then each CKE requires a 22K pullup to VCC3.

Slave address = 1010010b

INTEL CORPORATION
PLATFORM COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA 95630

Title			
DIMM SOCKET 2			
Size Custom	Document Number	Rev	
	Intel(R) 440BX AGPset	1.0	
Date:	Thursday, April 09, 1998	Sheet	15 of 40

DIMM SOCKET 3




MAB#11: 1 = IOQ depth of 4 (default), 0 = IOQ depth of 1


INTEL CORPORATION
PLATFORM COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA 95630

Title
DIMM SOCKET 3


Size Custom Document Number
Intel(R) 440BX AGPset

Date: Thursday, April 09, 1998 Sheet 16 of 40 Rev 1.0







IOAPIC




****NOTE** JP18 is used for validation purposes and will not be necessary on production boards.**




AGP CONNECTOR



ISA SLOTS 0 & 1




****NOTE** DEFAULT NO STUFF.
THIS CAP USED TO FILTER
NOISE ON TC SIGNAL**



--	--


USB CONNECTORS




SYSTEM ROM

MODE	JP20
NORMAL	1-2
RECOVERY	2-3

STUFFING OPTION




FLASH SOCKET



TSOP SOCKET

E28F002BC-T

MODE	JP22	JP23
Prog Boot Block	1-2	2-3
PROG DEV (incl. boot block)	1-2	1-2
PnP	2-3	1-2
Write Protect	2-3	2-3



INTEL CORPORATION

PLATFORM COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA 95630

Title

SYSTEM ROM

Size

Document Number


Intel(R) 440BX AGPset






Rev

1.0

Date: Thursday, April 09, 1998


Sheet 27 of 40






****NOTE**** Connected to GPI21 of the PIIX4 for BIOS detection of a floppy drive.

INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title SERIAL AND FLOPPY		
Size Custom	Document Number Intel(R) 440BX AGPset	Rev 1.0
Date: Thursday, April 09, 1998	Sheet 29	of 40



INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1900 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95630		
Title		
KEYBOARD/MOUSE INTERFACE		
Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0
Date: Thursday, April 09, 1998		
Sheet 30 of 40		

PROCESSOR BUS/CORE FREQUENCY



Processor Core Freq : System Bus Freq	LINT[1] JP26	LINT[0] JP27	IGNE# JP26	A20M# JP25
2	L	L	L	L
3	L	L	H	L
4	L	L	L	H
5	L	L	H	H
5/2	L	H	L	L
7/2	L	H	H	L
Reserved	All Other Combinations, HLLL-HHHL			
2	H	H	H	H

INTEL CORPORATION

PLATFORM COMPONENTS DIVISION
1900 PRAIRIE CITY RD. FM5-62
FOLSOM, CA 95630

Title
PROCESSOR BUS/CORE FREQUENCY

Size
Custom


Document Number
Intel(R) 440BX AGPset

Rev
1.0


Date: Thursday, April 09, 1998

Sheet 33 of 40

PCI BUS




PIIX4



SLOT 1






AGP




****NOTE**** Resistor values on signals STPCLK#, APC_SMI#, PX4_SMI#, SLP# & HINIT# enable an LAI to be used for board debug. If an LAI will not be used for debug the resistor values should be changed to 1K ohm.

INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1500 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title BUS RESISTORS			
Size	Document Number	Rev	
Custom	Intel(R) 440BX AGPset	1.0	
Date: Thursday, April 09, 1998		Sheet	34 of 40
		7	8


ISA BUS




DIMM DECOUPLING




443BX DECOUPLING



CKBF DECOUPLING




CK100 DECOUPLING




INTEL CORPORATION		
PLATFORM COMPONENTS DIVISION		
1500 PRAIRIE CITY RD. FM5-62		
FOLSOM, CA 95650		
Title	DRAM, CLOCK AND 443BX DECOUPLING CAPACITORS	
Size	Document Number	Rev
Custom	Intel(R) 440BX AGPset	1.0
Date:	Thursday, April 09, 1998	Sheet 36 of 40

**MAY NEED TO ADD MORE
DECOUPLING TO VCC3 FOR
THIS DP DESIGN.


BULK POWER DECOUPLING



CORE VOLTAGE DECOUPLING




3 VOLT DECOUPLING




**THIS TERMINATION DECOUPLING IS OPTIONAL.

TERMINATION VOLTAGE DECOUPLING



INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1500 PRAIRIE CITY RD. FMS-62			
FOLSOM, CA 95630			
Title			
TERMINATION DECOUPLING			
Size	Document Number		Rev
Custom	Intel(R) 440BX AGPset		1.0
Date: Thursday, April 09, 1998		Sheet	38 of 40
		8	



REVISION 1.0 - Initial public release -- April, 1998.

INTEL CORPORATION			
PLATFORM COMPONENTS DIVISION			
1900 PRAIRIE CITY RD. FM5-62			
FOLSOM, CA 95630			
Title			
Revision History			
Size	Document Number		Rev
Custom	Intel(R) 440BX AGPset		1.0
Date:		Sheet	40 of 40